Chief Technical Officer Justin Rattner demonstrated the processor in San Francisco last week for a group of reporters, and the company will present a paper on the project during the International Solid State Circuits Conference in the city this week.
The chip is capable of producing 1 trillion floating-point operations per second, known as a teraflop. That's a level of performance that required 2,500 square feet of large computers a decade ago.